Image from Amazon.com
CMOS CIRCUIT DESIGN LAYOUT AND SIMULATION
Material type:
TextPublication details: NEW DELHI IEEE PRESS (J AND W)WILLEY INTERNSCIENCE 2005 Description: 1038ISBN: 978-8126520374Subject(s): "Digital Logic,CMOS VLSI Design"DDC classification: 621.395
| Item type | Current library | Collection | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|---|
General Library Books
|
Central Library H:H7 | ELECTRONICS & COMMUNICATION ENGG | 621.39 5 JAC (Browse shelf(Opens below)) | Available | 046417 | |
|
General Library Books
|
Central Library H:H7 | ELECTRONICS & COMMUNICATION ENGG | 621.39 5 JAC (Browse shelf(Opens below)) | Available | 046418 | |
|
General Library Books
|
Central Library H:H7 | ELECTRONICS & COMMUNICATION ENGG | 621.39 5 JAC (Browse shelf(Opens below)) | Available | 046419 |
Browsing Central Library shelves, Shelving location: H:H7, Collection: ELECTRONICS & COMMUNICATION ENGG Close shelf browser (Hides shelf browser)
|
|
|
|
|
|
|
||
| 621.39 5 GER ALGORITHMS FOR VLSI DESIGN AUTOMATION | 621.39 5 GER ALGORITHMS FOR VLSI DESIGN AUTOMATION | 621.39 5 GER ALGORITHMS FOR VLSI DESIGN AUTOMATION | 621.39 5 JAC CMOS CIRCUIT DESIGN LAYOUT AND SIMULATION | 621.39 5 JAC CMOS CIRCUIT DESIGN LAYOUT AND SIMULATION | 621.39 5 JAC CMOS CIRCUIT DESIGN LAYOUT AND SIMULATION | 621.39 5 PUC BASIC VLSI DESIGN |
There are no comments on this title.