Amazon cover image
Image from Amazon.com

DESIGN THROUGH VERILOG HDL

By: PADMANABHAN T.R; BALA TRIPURA SUNDARI BMaterial type: TextTextPublication details: NEW DELHI JOHN WILEY & SONS 2015 Description: 455ISBN: 9788126519316Subject(s): "VHDL,Supperconductivity"DDC classification: 621.392
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Collection Call number Status Date due Barcode
General Library Books General Library Books Central Library
H:H3
ELECTRONICS & COMMUNICATION ENGG 621.392 PAD (Browse shelf(Opens below)) Available 061411
General Library Books General Library Books Central Library
H:H3
ELECTRONICS & COMMUNICATION ENGG 621.392 PAD (Browse shelf(Opens below)) Available 061412

There are no comments on this title.

to post a comment.
Maintained by Library& Information Center, KLE Technological University Dr. M S Sheshgiri Campus Belagavi
Ph: 0831-2440322, Ext 130, Email id : librarian.mss@kletech.ac.in, Website: www.kletech.ac.in/belagavi © 2018. All rights reserved. Powered by Koha freevisitorcounterss Homepage